

MOS FIELD EFFECT TRANSISTOR NP12N06HLB, NP12N06ILB

SWITCHING N-CHANNEL POWER MOS FET

DESCRIPTION

These products are N-channel MOS Field Effect Transistors designed for high current switching applications.

FEATURES

- Channel temperature 175 degree rated
- Super low on-state resistance

 $R_{DS(on)1}$ = 100 m Ω MAX. (Vgs = 10 V, ID = 6 A)

 $R_{DS(on)2} = 130 \text{ m}\Omega$ MAX. (Vgs = 5.0 V, ID = 4 A)

- Low Ciss: Ciss = 560 pF TYP.
- Built-in gate protection diode

ORDERING INFORMATION

PART NUMBER	PACKAGE
NP12N06HLB	TO-251
NP12N06ILB	TO-252

(TO-251)



(TO-252)



ABSOLUTE MAXIMUM RATINGS (TA = 25°C)

	•	•	
Drain to Source Voltage	VDSS	60	V
Gate to Source Voltage	Vgss	±20	V
Drain Current (DC)	ID(DC)	±12	Α
Drain Current (Pulse) Note1	ID(pulse)	±32	Α
Total Power Dissipation (Tc = 25°C)	Рт	45	W
Total Power Dissipation (T _A = 25°C)	Рт	1.2	W
Channel Temperature	Tch	175	°C
Storage Temperature	Tstg	-55 to +175	°C
Single Avalanche Current Note2	las	12 / 8 / 3.0	Α
Single Avalanche Energy Note2	Eas	5.7 / 6.4 / 45	mJ
Repetitive Avalanche Current Note3	lar	8	Α
Repetitive Avalanche Energy Note3	Ear	4.5	mJ

Notes 1. PW \leq 10 μ s, Duty cycle \leq 1%

2. Starting Tch = 25°C, VDD = 30 V, Rg = 25 Ω , Vgs = 20 \rightarrow 0 V (See Figure 4.)

3. Tch \leq 175°C, Rg = 25 Ω , Vgs = 10 \rightarrow 0 V, Duty cycle \leq 3%

THERMAL RESISTANCE

Channel to Case	Rth(ch-C)	3.33	°C/W	
Channel to Ambient	Rth(ch-A)	125	°C/W	


The information in this document is subject to change without notice. Before using this document, please confirm that this is the latest version. Not all devices/types available in every country. Please check with local NEC representative for availability and additional information.




ELECTRICAL CHARACTERISTICS (TA = 25°C)


CHARACTERISTICS	SYMBOL	TEST CONDITIONS	MIN.	TYP.	MAX.	UNIT
Zero Gate Voltage Drain Current	IDSS	Vps = 60 V, Vgs = 0 V			10	μΑ
Gate Leakage Current	Igss	V _{GS} = ±20 V, V _{DS} = 0 V			±10	μΑ
Gate Cut-off Voltage	VGS(off)	VDS = 10 V, ID = 1 mA	1.0	1.5	2.0	V
Forward Transfer Admittance	y fs	V _{DS} = 10 V, I _D = 4 A	5	8.9		S
Drain to Source On-state Resistance	RDS(on)1	Vgs = 10 V, ID = 6 A		70	100	mΩ
	RDS(on)2	V _{GS} = 5.0 V, I _D = 4 A		80	130	mΩ
	RDS(on)3	Vgs = 4.0 V, ID = 4 A		88	150	mΩ
Input Capacitance	Ciss	V _{DS} = 10 V		560	1300	pF
Output Capacitance	Coss	VGS = 0 V		300	450	pF
Reverse Transfer Capacitance	Crss	f = 1 MHz		85	140	pF
Turn-on Delay Time	t d(on)	V _{DD} = 30 V, I _D = 4 A		5	11	ns
Rise Time	t r	V _{GS} = 10 V		60	150	ns
Turn-off Delay Time	t d(off)	R _G = 10 Ω		75	150	ns
Fall Time	t f			40	100	ns
Total Gate Charge	QG	V _{DD} = 48 V		21	32	nC
Gate to Source Charge	Qgs	V _{GS} = 10 V		1.8		nC
Gate to Drain Charge	Q _{GD}	I _D = 8 A		6.0		nC
Body Diode Forward Voltage	V _{F(S-D)}	I _F = 8 A, V _{GS} = 0 V		1.0	1.5	V
Reverse Recovery Time	trr	I _F = 8 A, V _{GS} = 0 V		83		ns
Reverse Recovery Charge	Qrr	di/dt = 100A/μs		200		nC


TEST CIRCUIT 1 AVALANCHE CAPABILITY






TEST CIRCUIT 2 SWITCHING TIME





TEST CIRCUIT 3 GATE CHARGE



TYPICAL CHARACTERISTICS (TA = 25°C)




FIGURE SAFE OPERATING AREA






Figure 2. TOTAL POWER DISSIPATION vs. CASE TEMPERATURE 70 ≥ 60 P_T - Total Power Dissipation -50 40 30 20 10 0 6 25 50 75 100 125 150 175 Tc - Case Temperature - °C

Figure4. SINGLE AVALANCHE ENERGY DERATING FACTOR





Starting Tch - Starting Channel Temperature - °C


Figure 5. TRANSIENT THERMAL RESISTANCE vs. PULSE WIDTH





3


































1)TO-251 (MP-3)

PACKAGE DRAWINGS (Unit: mm)




1.6±0.2 5.5±0.2 13.7 MIN. 1.1±0.2 $0.5^{+0.2}_{-0.1}$ $0.5^{+0.2}_{-0.1}$ 2.3 TYP. 2.3 TYP.



EQUIVALENT CIRCUIT

ф 曲 1. Gate 2. Drain

3. Source 4. Fin (Drain)



Remark The diode connected between the gate and source of the transistor serves as a protector against ESD. When this device actually used, an additional protection circuit is externally required if a voltage exceeding the rated voltage may be applied to this device.

[MEMO]

- The information in this document is current as of December, 2001. The information is subject to change without notice. For actual design-in, refer to the latest publications of NEC's data sheets or data books, etc., for the most up-to-date specifications of NEC semiconductor products. Not all products and/or types are available in every country. Please check with an NEC sales representative for availability and additional information.
- No part of this document may be copied or reproduced in any form or by any means without prior written consent of NEC. NEC assumes no responsibility for any errors that may appear in this document.
- NEC does not assume any liability for infringement of patents, copyrights or other intellectual property rights of
 third parties by or arising from the use of NEC semiconductor products listed in this document or any other
 liability arising from the use of such products. No license, express, implied or otherwise, is granted under any
 patents, copyrights or other intellectual property rights of NEC or others.
- Descriptions of circuits, software and other related information in this document are provided for illustrative
 purposes in semiconductor product operation and application examples. The incorporation of these
 circuits, software and information in the design of customer's equipment shall be done under the full
 responsibility of customer. NEC assumes no responsibility for any losses incurred by customers or third
 parties arising from the use of these circuits, software and information.
- While NEC endeavours to enhance the quality, reliability and safety of NEC semiconductor products, customers agree and acknowledge that the possibility of defects thereof cannot be eliminated entirely. To minimize risks of damage to property or injury (including death) to persons arising from defects in NEC semiconductor products, customers must incorporate sufficient safety measures in their design, such as redundancy, fire-containment, and anti-failure features.
- NEC semiconductor products are classified into the following three quality grades:
 - "Standard", "Special" and "Specific". The "Specific" quality grade applies only to semiconductor products developed based on a customer-designated "quality assurance program" for a specific application. The recommended applications of a semiconductor product depend on its quality grade, as indicated below. Customers must check the quality grade of each semiconductor product before using it in a particular application.
 - "Standard": Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots
 - "Special": Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support)
 - "Specific": Aircraft, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems and medical equipment for life support, etc.

The quality grade of NEC semiconductor products is "Standard" unless otherwise expressly specified in NEC's data sheets or data books, etc. If customers wish to use NEC semiconductor products in applications not intended by NEC, they must contact an NEC sales representative in advance to determine NEC's willingness to support a given application.

(Note)

- (1) "NEC" as used in this statement means NEC Corporation and also includes its majority-owned subsidiaries.
- (2) "NEC semiconductor products" means any semiconductor product developed or manufactured by or for NEC (as defined above).