

MOS FIELD EFFECT TRANSISTOR NP84N06CLD, NP84N06DLD, NP84N06ELD

SWITCHING N-CHANNEL POWER MOS FET INDUSTRIAL USE

DESCRIPTION

This product is N-Channel MOS Field Effect Transistor designed for high current switching applications.

FEATURES

- Channel temperature 175 degree rated
- Super low on-state resistance $R_{DS(on)1}=6.5~m\Omega~MAX.~(V_{GS}=10~V,~I_{D}=42~A)$ $R_{DS(on)2}=9.5~m\Omega~MAX.~(V_{GS}=5~V,~I_{D}=35~A)$
- · Built-in gate protection diode

ORDERING INFORMATION

PART NUMBER	PACKAGE
NP84N06CLD	TO-220AB
NP84N06DLD	TO-262
NP84N06ELD	TO-263

ABSOLUTE MAXIMUM RATINGS (TA = 25°C)

Drain to Source Voltage (Vgs = 0)	Voss	60	V
Gate to Source Voltage ($V_{DS} = 0$)	V_{GSS}	±20	V
Drain Current (DC) Note1	$I_{D(DC)}$	±84	Α
Drain Current (Pulse) Note2	$I_{D(pulse)}$	±280	Α
Total Power Dissipation (T _A = 25°C)	P_{T1}	1.8	W
Total Power Dissipation (T _C = 25°C)	P_{T2}	185	W
Channel Temperature	Tch	175	°C
Storage Temperature	T _{stg}	-55 to +175	°C
Single Avalanche Current Note3	I _{AS}	Figure4	Α
Single Avalanche Energy Note3	Eas	Figure4	mJ
Repetitive Avalanche Current Note4	I _{AR}	70	Α
Repetitive Avalanche Energy Note4	E _{AR}	490	mJ

Notes 1. Package Limit = \pm 75 A

- **2.** PW \leq 10 μ s, Duty cycle \leq 1 %
- 3. Starting T_{ch} = 25°C, R_G = 25 Ω , V_{GS} = 20 V \rightarrow 0 V
- **4.** Tch \leq 175°C, Rg = 25 Ω , Vgs = 20 V \rightarrow 0 V, Duty cycle \leq 3%

THERMAL RESISTANCE

Channel to Case	Rth(ch-C)	0.81	°C/W	
Channel to Ambient	R _{th} (ch-A)	83.3	°C/W	

The information in this document is subject to change without notice. Before using this document, please confirm that this is the latest version.

Not all devices/types available in every country. Please check with local NEC representative for availability and additional information.

Document No.
Date Published
Printed in Japan

D13464EJ3V0DS00 (3rd edition) February 1999 NS CP(K)





ELECTRICAL CHARACTERISTICS (TA = 25°C)

CHARACTERISTICS	SYMBOL	TEST CONDITIONS	MIN.	TYP.	MAX.	UNIT
Drain to Source On-state Resistance	RDS(on)1	Vgs = 10 V, ID = 42 A		5.5	6.5	mΩ
	RDS(on)2	Vgs = 5 V, ID = 35 A		6.4	9.5	mΩ
	RDS(on)3	Vgs = 4 V, ID = 35 A		7.0	10.5	mΩ
Gate to Source Cut-off Voltage	V _{GS(off)}	V _{DS} = 10 V, I _D = 1 mA	1.0	1.5	2.0	٧
Forward Transfer Admittance	yfs	Vps = 10 V, Ip = 35 A	20	94		S
Drain Leakage Current	loss	Vps = 60 V, Vgs = 0 V			10	μΑ
Gate to Source Leakage Current	Igss	Vgs = ±20 V, Vps = 0 V			±10	μΑ
Input Capacitance	Ciss	V _{DS} = 10 V		7200	10900	pF
Output Capacitance	Coss	Vgs = 0 V		2000	3000	pF
Reverse Transfer Capacitance	Crss	f = 1 MHz		700	1300	pF
Turn-on Delay Time	td(on)	ID = 35 A		50	110	ns
Rise Time	tr	V _{GS(on)} = 10 V		650	1700	ns
Turn-off Delay Time	T _{d(off)}	V _{DD} = 30 V		450	900	ns
Fall Time	t _f	$R_G = 10 \Omega$		800	2000	ns
Total Gate Charge	Q _G	ID = 70 A		150	230	nC
Gate to Source Charge	Qgs	V _{DD} = 48 V		19		nC
Gate to Drain Charge	Q _{GD}	V _G S = 10 V		40		nC
Body Diode Forward Voltage	VF(S-D)	IF = 70 A, VGS = 0 V		0.97		V
Reverse Recovery Time	trr	IF = 70A, VGS = 0 V		80		ns
Reverse Recovery Charge	Qrr	di/dt = 100A/μs		256		nC

TEST CIRCUIT 1 AVALANCHE CAPABILITY

TEST CIRCUIT 2 SWITCHING TIME





10%

TEST CIRCUIT 3 GATE CHARGE

$$\begin{array}{c|c} D.U.T. \\ \hline \\ Ic = 2 \text{ mA} \\ \hline \\ \hline \\ VDC \\ \end{array}$$

TYPICAL CHRACTERISTICS (TA = 25°C)

Figure 1. DERATING FACTOR OF FORWARD BIAS SAFE OPERATING AREA




Figure.3 FORWARD BIAS SAFE OPERATING AREA




Figure 5. FORWARD TRANSFER CHARACTERISTICS




Figure2. TOTAL POWER DISSIPATION vs. CASE TEMPERATURE






Figure4. SINGLE AVALANCHE ENERGY DERATING FACTOR



Starting T_{ch} - $\,$ Starting Channel Temperature - $^{\circ}C$

Figure6. DRAIN CURRENT vs.
DRAIN TO SOURCE VOLTAGE



V_{DS} - Drain to Source Voltage - V

Figure 7. TRANSIENT THERMAL RESISTANCE vs. PULSE WIDTH




Figure 8. FORWARD TRANSFER ADMITTANCE vs.




Figure 10. DRAIN TO SOURCE ON-STATE RESISTANCE vs. DRAIN CURRENT




Figure9. DRAIN TO SOURCE ON-STATE RESISTANCE vs. GATE TO SOURCE VOLTAGE









Figure 11. GATE TO SOURCE CUT-OFF VOLTAGE vs.






















PACKAGE DRAWINGS (Unit: mm)


1)TO-220AB (MP-25)




2)TO-262 (MP-25 Fin Cut)



3)TO-263 (JEDEC TYPE:MP-25ZJ)



EQUIVALENT CIRCUIT



Remark The diode connected between the gate and source of the transistor serves as a protector against ESD. When this device actually used, an additional protection circuit is externally required if a voltage exceeding the rated voltage may be applied to this device.



[MEMO]

- The information in this document is subject to change without notice. Before using this document, please confirm that this is the latest version.
- No part of this document may be copied or reproduced in any form or by any means without the prior written
 consent of NEC Corporation. NEC Corporation assumes no responsibility for any errors which may appear in
 this document.
- NEC Corporation does not assume any liability for infringement of patents, copyrights or other intellectual property
 rights of third parties by or arising from use of a device described herein or any other liability arising from use
 of such device. No license, either express, implied or otherwise, is granted under any patents, copyrights or other
 intellectual property rights of NEC Corporation or others.
- Descriptions of circuits, software, and other related information in this document are provided for illustrative purposes in semiconductor product operation and application examples. The incorporation of these circuits, software, and information in the design of the customer's equipment shall be done under the full responsibility of the customer. NEC Corporation assumes no responsibility for any losses incurred by the customer or third parties arising from the use of these circuits, software, and information.
- While NEC Corporation has been making continuous effort to enhance the reliability of its semiconductor devices, the possibility of defects cannot be eliminated entirely. To minimize risks of damage or injury to persons or property arising from a defect in an NEC semiconductor device, customers must incorporate sufficient safety measures in its design, such as redundancy, fire-containment, and anti-failure features.
- NEC devices are classified into the following three quality grades:
 - "Standard", "Special", and "Specific". The Specific quality grade applies only to devices developed based on a customer designated "quality assurance program" for a specific application. The recommended applications of a device depend on its quality grade, as indicated below. Customers must check the quality grade of each device before using it in a particular application.
 - Standard: Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots
 - Special: Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support)
 - Specific: Aircraft, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems or medical equipment for life support, etc.

The quality grade of NEC devices is "Standard" unless otherwise specified in NEC's Data Sheets or Data Books. If customers intend to use NEC devices for applications other than those specified for Standard quality grade, they should contact an NEC sales representative in advance.

M7 98.8