# **SENSEFET**® **Power MOSFET** 25 V, 149 A, Single N-Channel, SO-8 FL

#### **Features**

- Accurate, Lossless Current Sensing
- Low R<sub>DS(on)</sub> to Minimize Conduction Losses
- Low Capacitance to Minimize Driver Losses
- Optimized Gate Charge to Minimize Switching Losses
- These Devices are Pb–Free, Halogen Free/BFR Free and are RoHS Compliant

## **Applications**

- CPU Power Delivery
- DC-DC Converters
- Low Side Switching

### MAXIMUM RATINGS (T<sub>J</sub> = 25°C unless otherwise stated)

Parameter			Symbol	Value	Unit
Drain-to-Source Voltage			$V_{DSS}$	25	V
Gate-to-Source Voltage			$V_{GS}$	±16	V
Continuous Drain		T <sub>A</sub> = 25°C	I <sub>D</sub>	24.4	Α
Current R <sub>θJA</sub> (Note 1)		T <sub>A</sub> = 85°C		17.6	
Power Dissipation R <sub>θJA</sub> (Note 1)	Steady State	T <sub>A</sub> = 25°C	P <sub>D</sub>	2.31	W
Continuous Drain Current R <sub>BJA</sub>		T <sub>A</sub> = 25°C	ID	15.2	Α
(Note 2)		T <sub>A</sub> = 85°C		11	
Power Dissipation R <sub>θJA</sub> (Note 2)		T <sub>A</sub> = 25°C	P <sub>D</sub>	0.9	W
Continuous Drain Current Rauc		T <sub>C</sub> = 25°C	I <sub>D</sub>	149	Α
(Note 1)		T <sub>C</sub> = 85°C		107.5	
Power Dissipation R <sub>θJC</sub> (Note 1)		T <sub>C</sub> = 25°C	P <sub>D</sub>	86.2	W
Pulsed Drain Current	T <sub>A</sub> = 25°C, t <sub>p</sub> = 10 μs		I <sub>DM</sub>	298	Α
Operating Junction and Storage Temperature			T <sub>J</sub> , T <sub>STG</sub>	–55 to +150	°C
Source Current (Boo	Source Current (Body Diode)			71	Α
Drain to Source DV/DT			dV/dt	6	V/ns
Single Pulse Drain-to-Source Avalanche Energy ( $T_J$ = 25°C, $V_{DD}$ = 30 V, $V_{GS}$ = 10 V, $I_L$ = 20 $A_{pk}$ , $L$ = 1.0 mH, $R_G$ = 25 $\Omega$ )		EAS	200	mJ	
Lead Temperature for Soldering Purposes (1/8" from case for 10 s)		TL	260	°C	

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.


- 1. Surface-mounted on FR4 board using 1 sq-in pad, 1 oz Cu.
- 2. Surface-mounted on FR4 board using the minimum recommended pad size.




## ON Semiconductor®

#### http://onsemi.com

V <sub>(BR)DSS</sub>	R <sub>DS(ON)</sub> MAX	I <sub>D</sub> MAX
	2.5 mΩ @ 10 V	149 A
25 V	3.9 mΩ @ 4.5 V	119 A





A = Assembly Location

Y = Year
W = Work Week
ZZ = Lot Traceability

#### ORDERING INFORMATION

Device	Package	Shipping <sup>†</sup>
NTMFS4854NST1G	SO-8 FL (Pb-Free)	1500 Tape / Reel
NTMFS4854NST3G	SO-8 FL (Pb-Free)	5000 Tape / Reel

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D.

#### THERMAL RESISTANCE MAXIMUM RATINGS

Parameter	Symbol	Value	Unit
Junction-to-Case (Drain)	$R_{ heta JC}$	1.45	
Junction-to-Ambient - Steady State (Note 3)	$R_{ hetaJA}$	54	°C/W
Junction-to-Ambient - Steady State (Note)	$R_{ hetaJA}$	138.7	

# **ELECTRICAL CHARACTERISTICS** ( $T_J = 25^{\circ}C$ unless otherwise specified)

Parameter	Symbol	Test Condition		Min	Тур	Max	Unit
OFF CHARACTERISTICS					•	•	
Drain-to-Source Breakdown Voltage	V <sub>(BR)DSS</sub>	$V_{GS} = 0 \text{ V}, I_D = 250 \mu\text{A}$		25			V
Drain-to-Source Breakdown Voltage Temperature Coefficient	V <sub>(BR)DSS</sub> /				30		mV/°C
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	$V_{OS} = 0 V, V_{DS} = 20 V$ $T_{J} = 25^{\circ}C$ $T_{J} = 125^{\circ}C$				10	μΑ
						200	
Gate-to-Source Leakage Current	I <sub>GSS</sub>	V <sub>DS</sub> = 0 V, V <sub>GS</sub> = ±16 V				±100	nA
ON CHARACTERISTICS (Note 5)	•						
Gate Threshold Voltage	V <sub>GS(TH)</sub>	$V_{GS} = V_{DS}, I_D = 250 \mu A$		1.0		2.5	V
Negative Threshold Temperature Coefficient	V <sub>GS(TH)</sub> /T <sub>J</sub>				6.8		mV/°C
Drain-to-Source On Resistance	R <sub>DS(on)</sub>	V <sub>GS</sub> = 10 V	I <sub>D</sub> = 15 A		1.5	2.5	
		V <sub>GS</sub> = 4.5 V	I <sub>D</sub> = 15 A		2.5	3.9	
		V <sub>GS</sub> = 3.2 V, I <sub>D</sub> = 10 A	T <sub>J</sub> = 75°C		6.0	10	$-$ m $\Omega$
			T <sub>J</sub> = 25°C		5.1	8.8	
Forward Transconductance	9FS	V <sub>DS</sub> = 15 V, I <sub>D</sub> = 15 A			28		S
CHARGES, CAPACITANCES & GATE RESIS	TANCE				•	•	
Input Capacitance	C <sub>ISS</sub>	V <sub>GS</sub> = 0 V, f = 1 MHz, V <sub>DS</sub> = 12 V			4830		pF
Output Capacitance	C <sub>OSS</sub>				1130		
Reverse Transfer Capacitance	C <sub>RSS</sub>				550		
Total Gate Charge	Q <sub>G(TOT)</sub>	V <sub>GS</sub> = 4.5 V, V <sub>DS</sub> = 15 V; I <sub>D</sub> = 30 A			36	66	nC
Threshold Gate Charge	Q <sub>G(TH)</sub>				4.7		
Gate-to-Source Charge	$Q_{GS}$				13		
Gate-to-Drain Charge	$Q_{GD}$				15		
Total Gate Charge	Q <sub>G(TOT)</sub>	V <sub>GS</sub> = 11.5 V, V <sub>DS</sub> = 15 V; I <sub>D</sub> = 30 A			85		nC
SWITCHING CHARACTERISTICS (Note 6)	•			•	•	•	•
Turn-On Delay Time	t <sub>d(ON)</sub>	$V_{GS}$ = 4.5 V, $V_{DS}$ = 15 V, $I_{D}$ = 15 A, $R_{G}$ = 3.0 $\Omega$			20		- ns
Rise Time	t <sub>r</sub>				54		
Turn-Off Delay Time	t <sub>d(OFF)</sub>				38		
Fall Time	t <sub>f</sub>				45		

Surface-mounted on FR4 board using 1 sq-in pad, 1 oz Cu.
 Surface-mounted on FR4 board using the minimum recommended pad size.

<sup>5.</sup> Pulse Test: pulse width  $\leq$  300  $\mu$ s, duty cycle  $\leq$  2%.
6. Switching characteristics are independent of operating junction temperatures.

<sup>7.</sup> With 0V potential from sense lead to source lead, i.e. using a virtual ground.

# **ELECTRICAL CHARACTERISTICS** ( $T_J = 25^{\circ}C$ unless otherwise specified)

Parameter	Symbol	Test Condition		Min	Тур	Max	Unit
SWITCHING CHARACTERISTICS (Note 6)							
Turn-On Delay Time	t <sub>d(ON)</sub>	$V_{GS}$ = 11.5 V, $V_{DS}$ = 15 V, $I_{D}$ = 15 A, $R_{G}$ = 3.0 $\Omega$			11		ns ns
Rise Time	t <sub>r</sub>				32		
Turn-Off Delay Time	t <sub>d(OFF)</sub>				54		
Fall Time	t <sub>f</sub>				34		
DRAIN-SOURCE DIODE CHARACTERIST	ics						
Forward Diode Voltage	V <sub>SD</sub>	$V_{GS} = 0 V$ , $T_J = 25^{\circ}C$		0.80	1.2	V	
		$I_{S} = 30 \text{ A}$ $T_{J} = 125^{\circ}\text{C}$			0.65		
Reverse Recovery Time	t <sub>RR</sub>	$V_{GS} = 0 \text{ V, dIS/dt} = 100 \text{ A/}\mu\text{s,}$ $I_{S} = 30 \text{ A}$			36		ns
Charge Time	ta				17		
Discharge Time	t <sub>b</sub>				19		
Reverse Recovery Charge	Q <sub>RR</sub>				33		nC
PACKAGE PARASITIC VALUES							
Source Inductance	LS	T <sub>A</sub> = 25°C			0.65		nH
Drain Inductance	L <sub>D</sub>				0.005		nH
Gate Inductance	L <sub>G</sub>				1.84		nH
Gate Resistance	R <sub>G</sub>				1.4		Ω
CURRENT SENSE CHARACTERISTICS							
Current Sensing Ratio	I <sub>ratio</sub>	V <sub>GS</sub> = 5 V, 0-70°C, 5-20 A		374	399	424	
Current Sensing Ratio	I <sub>ratio</sub>	V <sub>GS</sub> = 5 V, 0-70°C, 1–5 A		362	399	436	
Current Sense Temperature Coefficient (Note 7)					0.006		%/°C

<sup>5.</sup> Pulse Test: pulse width ≤ 300 μs, duty cycle ≤ 2%.
6. Switching characteristics are independent of operating junction temperatures.
7. With 0V potential from sense lead to source lead, i.e. using a virtual ground.

#### TYPICAL PERFORMANCE CURVES




Figure 1. On-Region Characteristics

Figure 2. Transfer Characteristics




Figure 3. On-Resistance vs. Gate-to-Source Voltage

Figure 4. On-Resistance vs. Drain Current and Gate Voltage




Figure 5. On–Resistance Variation with Temperature

#### TYPICAL PERFORMANCE CURVES




Figure 6. Capacitance Variation

Figure 7. Gate-To-Source and Drain-To-Source Voltage vs. Total Charge




Figure 8. Resistive Switching Time Variation vs. Gate Resistance




Figure 9. Diode Forward Voltage vs. Current




Figure 10. Maximum Rated Forward Biased Safe Operating Area




Figure 11. Threshold Voltage

# **TYPICAL CHARACTERISTICS**





Figure 12. FET Thermal Response

#### PACKAGE DIMENSIONS

#### DFN8 5x6, 1.27P CASE 506BQ-01 **ISSUE C**



\*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

SENSEFET is a registered trademark of Semiconductor Components Industries, LLC (SCILLC).

ON Semiconductor and un are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice on semiconductor and are registered traderlands of semiconduction Components industries, ILC (SCILLC). SciLLC reserves are right to finate changes without further holice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifically oxyr over itime. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

#### **PUBLICATION ORDERING INFORMATION**

#### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada

Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

Phone: 421 33 790 2910 Japan Customer Focus Center

Phone: 81-3-5817-1050

Europe, Middle East and Africa Technical Support:

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative