


SiliconMAX**N-channel logic level TrenchMOS™ transistor PSMN005-55B, PSMN005-55P****FEATURES**

- 'Trench' technology
- Very low on-state resistance
- Fast switching
- Low thermal resistance

SYMBOL**QUICK REFERENCE DATA**

$V_{DSS} = 55 \text{ V}$
$I_D = 75 \text{ A}$
$R_{DS(ON)} \leq 5.8 \text{ m}\Omega (\text{V}_{GS} = 10 \text{ V})$
$R_{DS(ON)} \leq 6.3 \text{ m}\Omega (\text{V}_{GS} = 5 \text{ V})$

GENERAL DESCRIPTION

SiliconMAX products use the latest Philips Trench technology to achieve the lowest possible on-state resistance in each package at each voltage rating.

Applications:-



- d.c. to d.c. converters
- switched mode power supplies

The PSMN005-55P is supplied in the SOT78 (TO220AB) conventional leaded package.

The PSMN005-55B is supplied in the SOT404 surface mounting package.

PINNING

PIN	DESCRIPTION
1	gate
2	drain ¹
3	source
tab	drain

SOT78 (TO220AB)**SOT404 (D²PAK)****LIMITING VALUES**

Limiting values in accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_{DSS}	Drain-source voltage	$T_j = 25 \text{ }^\circ\text{C to } 175 \text{ }^\circ\text{C}$	-	55	V
V_{DGR}	Drain-gate voltage	$T_j = 25 \text{ }^\circ\text{C to } 175 \text{ }^\circ\text{C}; R_{GS} = 20 \text{ k}\Omega$	-	55	V
V_{GS}	Continuous gate-source voltage		-	± 15	V
V_{GSM}	Peak pulsed gate-source voltage	$T_j \leq 150 \text{ }^\circ\text{C}$	-	± 20	V
I_D	Continuous drain current	$T_{mb} = 25 \text{ }^\circ\text{C}; V_{GS} = 5 \text{ V}$	-	75^2	A
		$T_{mb} = 100 \text{ }^\circ\text{C}; V_{GS} = 5 \text{ V}$	-	75^2	A
I_{DM}	Pulsed drain current	$T_{mb} = 25 \text{ }^\circ\text{C}$	-	240	A
P_D	Total power dissipation	$T_{mb} = 25 \text{ }^\circ\text{C}$	-	230	W
T_j, T_{stg}	Operating junction and storage temperature		-55	175	$^\circ\text{C}$

¹ It is not possible to make connection to pin:2 of the SOT404 package

² maximum current limited by package

Silicon MAX

N-channel logic level TrenchMOS™ transistor

PSMN005-55B, PSMN005-55P

THERMAL RESISTANCES

SYMBOL	PARAMETER	CONDITIONS	TYP.	MAX.	UNIT
$R_{th\ j\text{-}mb}$	Thermal resistance junction to mounting base		-	0.65	K/W
$R_{th\ j\text{-}a}$	Thermal resistance junction to ambient	SOT78 package, in free air SOT404 package, pcb mounted, minimum footprint	60 50	- -	K/W K/W

AVALANCHE ENERGY LIMITING VALUES

Limiting values in accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
E_{AS}	Non-repetitive avalanche energy	Unclamped inductive load, $I_{AS} = 75\text{ A}$; $t_p = 100\text{ }\mu\text{s}$; T_j prior to avalanche = 25°C ; $V_{DD} \leq 15\text{ V}$; $R_{GS} = 50\text{ }\Omega$; $V_{GS} = 5\text{ V}$	-	268	mJ
I_{AS}	Non-repetitive avalanche current		-	75	A

ELECTRICAL CHARACTERISTICS $T_j = 25^\circ\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{(BR)DSS}$	Drain-source breakdown voltage	$V_{GS} = 0\text{ V}$; $I_D = 0.25\text{ mA}$;	55	-	-	V
$V_{GS(TO)}$	Gate threshold voltage	$V_{DS} = V_{GS}$; $I_D = 1\text{ mA}$	50 1.0 0.5 $T_j = 175^\circ\text{C}$ $T_j = -55^\circ\text{C}$	- 1.5 - - - $T_j = -55^\circ\text{C}$	- 2.0 - - 2.3 - $T_j = 175^\circ\text{C}$	V V V V V mΩ mΩ mΩ mΩ nA μA μA
$R_{DS(ON)}$	Drain-source on-state resistance	$V_{GS} = 10\text{ V}$; $I_D = 25\text{ A}$ $V_{GS} = 5\text{ V}$; $I_D = 25\text{ A}$ $V_{GS} = 4.5\text{ V}$; $I_D = 25\text{ A}$ $V_{GS} = 5\text{ V}$; $I_D = 25\text{ A}$; $T_j = 175^\circ\text{C}$ $V_{GS} = \pm 10\text{ V}$; $V_{DS} = 0\text{ V}$ $V_{DS} = 55\text{ V}$; $V_{GS} = 0\text{ V}$;	- - - - - - $T_j = 175^\circ\text{C}$	4.8 5.3 - - - 2 0.05	5.8 6.3 6.7 13.2 100 10 500	mΩ mΩ mΩ mΩ nA μA μA
I_{GSS} I_{DSS}	Gate source leakage current Zero gate voltage drain current		- -	- -	- -	
$Q_{g(\text{tot})}$ Q_{gs} Q_{gd}	Total gate charge Gate-source charge Gate-drain (Miller) charge	$I_D = 75\text{ A}$; $V_{DD} = 44\text{ V}$; $V_{GS} = 5\text{ V}$	- - -	103 15 52	- - -	nC nC nC
$t_{d\ on}$ t_r $t_{d\ off}$ t_f	Turn-on delay time Turn-on rise time Turn-off delay time Turn-off fall time	$V_{DD} = 30\text{ V}$; $R_D = 1.2\text{ }\Omega$; $V_{GS} = 5\text{ V}$; $R_G = 10\text{ }\Omega$ Resistive load	- - - -	45 180 420 235	- - - -	ns ns ns ns
L_d L_d L_s	Internal drain inductance Internal drain inductance Internal source inductance	Measured from tab to centre of die Measured from drain lead to centre of die (SOT78 package only) Measured from source lead to source bond pad	- - -	3.5 4.5 7.5	- - -	nH nH nH
C_{iss} C_{oss} C_{rss}	Input capacitance Output capacitance Feedback capacitance	$V_{GS} = 0\text{ V}$; $V_{DS} = 25\text{ V}$; $f = 1\text{ MHz}$	- - -	6500 1500 700	- - -	pF pF pF

Silicon MAX

N-channel logic level TrenchMOS™ transistor

PSMN005-55B, PSMN005-55P

REVERSE DIODE LIMITING VALUES AND CHARACTERISTICS $T_j = 25^\circ\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
I_s	Continuous source current (body diode)		-	-	75	A
I_{sm}	Pulsed source current (body diode)		-	-	240	A
V_{sd}	Diode forward voltage	$I_F = 25 \text{ A}; V_{GS} = 0 \text{ V}$ $I_F = 75 \text{ A}; V_{GS} = 0 \text{ V}$	-	0.85 1.1	1.2 -	V V
t_{rr} Q_{rr}	Reverse recovery time Reverse recovery charge	$I_F = 20 \text{ A}; -dI_F/dt = 100 \text{ A}/\mu\text{s};$ $V_{GS} = 0 \text{ V}; V_R = 30 \text{ V}$	-	80 0.2	- -	ns μC

Silicon MAX

N-channel logic level TrenchMOS™ transistor

PSMN005-55B, PSMN005-55P




Fig.1. Normalised power dissipation.
 $PD\% = 100 \cdot P_D / P_{D, 25^\circ C} = f(T_{mb})$




Fig.4. Transient thermal impedance.
 $Z_{th j-mb} = f(t_p); \text{parameter } D = t_p/T$




Fig.2. Normalised continuous drain current.
 $ID\% = 100 \cdot I_D / I_{D, 25^\circ C} = f(T_{mb}); \text{conditions: } V_{GS} \geq 5 \text{ V}$




Fig.5. Typical output characteristics, $T_j = 25^\circ C$.
 $I_D = f(V_{DS})$




Fig.3. Safe operating area. $T_{mb} = 25^\circ C$
 $I_D \& I_{DM} = f(V_{DS}); I_{DM}$ single pulse; parameter t_p




Fig.6. Typical on-state resistance, $T_j = 25^\circ C$.
 $R_{DS(ON)} = f(I_D)$

Silicon MAX

N-channel logic level TrenchMOS™ transistor

PSMN005-55B, PSMN005-55P




Fig.7. Typical transfer characteristics.
 $I_D = f(V_{GS})$




Fig.10. Gate threshold voltage.
 $V_{GS(TO)} = f(T_j)$; conditions: $I_D = 1\text{ mA}$; $V_{DS} = V_{GS}$




Fig.8. Typical transconductance, $T_j = 25^\circ\text{C}$.
 $g_{fs} = f(I_D)$




Fig.11. Sub-threshold drain current.
 $I_D = f(V_{GS})$; conditions: $T_j = 25^\circ\text{C}$; $V_{DS} = V_{GS}$




Fig.9. Normalised drain-source on-state resistance.
 $R_{DS(ON)}/R_{DS(ON)25^\circ\text{C}} = f(T_j)$




Fig.12. Typical capacitances, C_{iss} , C_{oss} , C_{rss} .
 $C = f(V_{DS})$; conditions: $V_{GS} = 0\text{ V}$; $f = 1\text{ MHz}$

Silicon MAX

N-channel logic level TrenchMOS™ transistor

PSMN005-55B, PSMN005-55P




Fig.13. Typical turn-on gate-charge characteristics.
 $V_{GS} = f(Q_G)$




Fig.15. Maximum permissible non-repetitive avalanche current (I_{AS}) versus avalanche time (t_{AV}); unclamped inductive load




Fig.14. Typical reverse diode current.
 $I_F = f(V_{SDS})$; conditions: $V_{GS} = 0 \text{ V}$; parameter T_j

Silicon MAX


N-channel logic level TrenchMOS™ transistor

PSMN005-55B, PSMN005-55P

MECHANICAL DATA

Plastic single-ended package; heatsink mounted; 1 mounting hole; 3-lead TO-220

SOT78



DIMENSIONS (mm are the original dimensions)

UNIT	A	A ₁	b	b ₁	c	D	D ₁	E	e	L	L ₁	L ₂ ⁽¹⁾ max.	P	q	Q
mm	4.5 4.1	1.39 1.27	0.9 0.7	1.3 1.0	0.7 0.4	15.8 15.2	6.4 5.9	10.3 9.7	2.54	15.0 13.5	3.30 2.79	3.0	3.8 3.6	3.0 2.7	2.6 2.2

Note

1. Terminals in this zone are not tinned.

OUTLINE VERSION	REFERENCES				EUROPEAN PROJECTION	ISSUE DATE
	IEC	JEDEC	EIAJ			
SOT78		TO-220				97-06-11

Fig.16. SOT78 (TO220AB); pin 2 connected to mounting base (Net mass:2g)

Notes

- This product is supplied in anti-static packaging. The gate-source input must be protected against static discharge during transport or handling.
- Refer to mounting instructions for SOT78 (TO220AB) package.
- Epoxy meets UL94 V0 at 1/8".

Silicon MAX


N-channel logic level TrenchMOS™ transistor

PSMN005-55B, PSMN005-55P

MECHANICAL DATA

Plastic single-ended surface mounted package (Philips version of D2-PAK); 3 leads
(one lead cropped)

SOT404



DIMENSIONS (mm are the original dimensions)

UNIT	A	A ₁	b	c	D _{max.}	D ₁	E	e	L _p	H _D	Q
mm	4.50 4.10	1.40 1.27	0.85 0.60	0.64 0.46	11	1.60 1.20	10.30 9.70	2.54	2.90 2.10	15.40 14.80	2.60 2.20

OUTLINE VERSION	REFERENCES				EUROPEAN PROJECTION	ISSUE DATE
	IEC	JEDEC	EIAJ			
SOT404						98-12-14 99-06-25

Fig.17. SOT404 surface mounting package. Centre pin connected to mounting base.

Notes

1. This product is supplied in anti-static packaging. The gate-source input must be protected against static discharge during transport or handling.
2. Refer to SMD Footprint Design and Soldering Guidelines, Data Handbook SC18.
3. Epoxy meets UL94 V0 at 1/8".

Silicon MAX

N-channel logic level TrenchMOS™ transistor

PSMN005-55B, PSMN005-55P


MOUNTING INSTRUCTIONS*Dimensions in mm*

Fig. 18. SOT404 : soldering pattern for surface mounting.

DEFINITIONS

Data sheet status	
Objective specification	This data sheet contains target or goal specifications for product development.
Preliminary specification	This data sheet contains preliminary data; supplementary data may be published later.
Product specification	This data sheet contains final product specifications.
Limiting values	
Limiting values are given in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of this specification is not implied. Exposure to limiting values for extended periods may affect device reliability.	
Application information	
Where application information is given, it is advisory and does not form part of the specification.	
© Philips Electronics N.V. 1999	
All rights are reserved. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner.	
The information presented in this document does not form part of any quotation or contract, it is believed to be accurate and reliable and may be changed without notice. No liability will be accepted by the publisher for any consequence of its use. Publication thereof does not convey nor imply any license under patent or other industrial or intellectual property rights.	

LIFE SUPPORT APPLICATIONS

These products are not designed for use in life support appliances, devices or systems where malfunction of these products can be reasonably expected to result in personal injury. Philips customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips for any damages resulting from such improper use or sale.