N-channel logic level TrenchMOSTM transistor PSMN005-55B, PSMN005-55P

FEATURES

- 'Trench' technology
- Very low on-state resistance
- Fast switching
- Low thermal resistance



QUICK REFERENCE DATA

$$\begin{split} V_{\text{DSS}} &= 55 \text{ V} \\ I_{\text{D}} &= 75 \text{ A} \\ R_{\text{DS(ON)}} &\leq 5.8 \text{ m}\Omega \text{ (V}_{\text{GS}} = 10 \text{ V)} \\ R_{\text{DS(ON)}} &\leq 6.3 \text{ m}\Omega \text{ (V}_{\text{GS}} = 5 \text{ V)} \end{split}$$

GENERAL DESCRIPTION

SiliconMAX products use the latest Philips Trench technology to achieve the lowest possible on-state resistance in each package at each voltage rating.

Applications:-

- d.c. to d.c. converters
- switched mode power supplies

The PSMN005-55P is supplied in the SOT78 (TO220AB) conventional leaded package.

The PSMN005-55B is supplied in the SOT404 surface mounting package.

PINNING

SOT78 (TO220AB)

SOT404 (D²PAK)

PIN	DESCRIPTION	
1	gate	tab
2	drain ¹	
3	source	
tab	drain	1 2 3



LIMITING VALUES

Limiting values in accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V _{DSS}	Drain-source voltage	T _i = 25 °C to 175°C	-	55	V
V _{DGR}	Drain-gate voltage	$T_{i} = 25 \text{ °C to } 175 \text{ °C}; R_{GS} = 20 \text{ k}\Omega$	-	55	V
V _{GS}	Continuous gate-source voltage		-	± 15	V
V_{GSM}	Peak pulsed gate-source voltage	T _j ≤ 150 °C	-	± 20	V
I _D	Continuous drain current	$T_{mb} = 25 \degree C; V_{GS} = 5 V$ $T_{mb} = 100 \degree C; V_{GS} = 5 V$	-	75 ² 75 ²	А
_		$T_{mb} = 100 \text{ °C}; V_{GS} = 5 \text{ V}$	-	75 ²	А
I _{DM}	Pulsed drain current	$T_{mb} = 25 \degree C$	-	240	А
P _D	Total power dissipation	$T_{mb} = 25 \degree C$	-	230	W
I _{DM} P _D T _j , T _{stg}	Operating junction and storage temperature		- 55	175	°C

¹ It is not possible to make connection to pin:2 of the SOT404 package

² maximum current limited by package

N-channel logic level TrenchMOSTM transistor

PSMN005-55B, PSMN005-55P

THERMAL RESISTANCES

SYMBOL	PARAMETER	CONDITIONS	TYP.	MAX.	UNIT
R _{th j-mb}	Thermal resistance junction to mounting base		-	0.65	K/W
R _{th j-a}	Thermal resistance junction to ambient	SOT78 package, in free air SOT404 package, pcb mounted, minimum footprint	60 50	-	K/W K/W

AVALANCHE ENERGY LIMITING VALUES

Limiting values in accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
7.0	Non-repetitive avalanche energy	Unclamped inductive load, $I_{AS} = 75 \text{ A}$; $t_p = 100 \ \mu\text{s}$; T_j prior to avalanche = 25°C; $V_{DD} \le 15 \text{ V}$; $R_{GS} = 50 \ \Omega$; $V_{GS} = 5 \text{ V}$	-	268	mJ
I _{AS}	Non-repetitive avalanche current		-	75	A

ELECTRICAL CHARACTERISTICS

 $T_i = 25^{\circ}C$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{(BR)DSS}$	Drain-source breakdown	$V_{GS} = 0 \text{ V}; \text{ I}_{D} = 0.25 \text{ mA};$	55	-	-	V
	voltage	$T_{j} = -55^{\circ}C$	50	-	-	V
$V_{GS(TO)}$	Gate threshold voltage	$V_{DS} = V_{GS}; I_D = 1 \text{ mA}$	1.0	1.5	2.0	V
		T _j = 175°C T _i = -55°C	0.5	-	-	V
Р			-	-	2.3	V
$R_{DS(ON)}$	Drain-source on-state	$V_{GS} = 10 \text{ V}; I_{D} = 25 \text{ A}$	-	4.8	5.8	mΩ
	resistance	$V_{GS} = 5 V; I_D = 25 A$ $V_{GS} = 4.5 V; I_D = 25 A$	-	5.3	6.3 6.7	mΩ mΩ
			-	-	13.2	mΩ
I	Gate source leakage current	$V_{GS} = 5 V; I_D = 25 A; T_j = 175 °C$ $V_{GS} = \pm 10 V; V_{DS} = 0 V$	-	2	100	nA
GSS	Zero gate voltage drain	$V_{GS} = \pm 10$ V, $V_{DS} = 0$ V $V_{DS} = 55$ V; $V_{GS} = 0$ V;		0.05	100	μA
IDSS	current	$V_{DS} = 35 V, V_{GS} = 0 V,$ $T_i = 175^{\circ}C$	-	-	500	μA
Q _{g(tot)}	Total gate charge	$I_{D} = 75 \text{ A}; V_{DD} = 44 \text{ V}; V_{GS} = 5 \text{ V}$	-	103	-	nC
Q _{gs}	Gate-source charge		-	15	-	nC
Q_{gd}	Gate-drain (Miller) charge		-	52	-	nC
t _{d on}	Turn-on delay time	$V_{DD} = 30 \text{ V}; \text{ R}_{D} = 1.2 \Omega;$	-	45	-	ns
t _r	Turn-on rise time	$V_{GS} = 5 \text{ V}; \text{ R}_{G} = 10 \Omega$	-	180	-	ns
t _{d off}	Turn-off delay time	Resistive load	-	420	-	ns
t _f	Turn-off fall time		-	235	-	ns
L _d	Internal drain inductance	Measured from tab to centre of die	-	3.5	-	nH
Ld	Internal drain inductance	Measured from drain lead to centre of die	-	4.5	-	nH
u		(SOT78 package only)				
L _s	Internal source inductance	Measured from source lead to source	-	7.5	-	nH
-		bond pad				
C _{iss}	Input capacitance	V _{GS} = 0 V; V _{DS} = 25 V; f = 1 MHz	-	6500	-	рF
C _{oss}	Output capacitance		-	1500	-	рF
C _{rss}	Feedback capacitance		-	700	-	pF

N-channel logic level TrenchMOSTM transistor

PSMN005-55B, PSMN005-55P

REVERSE DIODE LIMITING VALUES AND CHARACTERISTICS

 $T_i = 25^{\circ}C$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
I _S	Continuous source current (body diode)		-	-	75	A
I _{SM}	Pulsed source current (body diode)		-	-	240	A
$V_{\rm SD}$	Diode forward voltage	$I_{F} = 25 \text{ A}; V_{GS} = 0 \text{ V}$ $I_{F} = 75 \text{ A}; V_{GS} = 0 \text{ V}$	-	0.85 1.1	1.2 -	V V
t _{rr} Q _{rr}	Reverse recovery time Reverse recovery charge	$ I_F = 20 \text{ A}; -dI_F/dt = 100 \text{ A}/\mu\text{s}; \\ V_{GS} = 0 \text{ V}; \text{ V}_R = 30 \text{ V} $	-	80 0.2	-	ns μC

N-channel logic level TrenchMOS[™] transistor

PSMN005-55B, PSMN005-55P



N-channel logic level TrenchMOS[™] transistor

PSMN005-55B, PSMN005-55P



Philips Semiconductors

SiliconMAX

N-channel logic level TrenchMOS[™] transistor

PSMN005-55B, PSMN005-55P







SiliconMAX

N-channel logic level TrenchMOSTM transistor

PSMN005-55B, PSMN005-55P

MECHANICAL DATA



Notes

- 1. This product is supplied in anti-static packaging. The gate-source input must be protected against static discharge during transport or handling.
- 2. Refer to mounting instructions for SOT78 (TO220AB) package.
- 3. Epoxy meets UL94 V0 at 1/8".

SiliconMAX

N-channel logic level TrenchMOSTM transistor

PSMN005-55B, PSMN005-55P

MECHANICAL DATA



Notes

1. This product is supplied in anti-static packaging. The gate-source input must be protected against static discharge during transport or handling.

- 2. Refer to SMD Footprint Design and Soldering Guidelines, Data Handbook SC18.
- 3. Epoxy meets UL94 V0 at 1/8".

N-channel logic level TrenchMOSTM transistor

PSMN005-55B, PSMN005-55P

MOUNTING INSTRUCTIONS



DEFINITIONS

Data sheet status				
Objective specification	This data sheet contains target or goal specifications for product development.			
Preliminary specification	This data sheet contains preliminary data; supplementary data may be published later.			
Product specification	This data sheet contains final product specifications.			
Limiting values				
or more of the limiting val operation of the device at	Limiting values are given in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of this specification is not implied. Exposure to limiting values for extended periods may affect device reliability.			
Application information				
Where application information is given, it is advisory and does not form part of the specification.				
© Philips Electronics N.V. 1999				
All rights are reserved. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner.				
The information presented in this document does not form part of any quotation or contract, it is believed to be accurate and reliable and may be changed without notice. No liability will be accepted by the publisher for any consequence of its use. Publication thereof does not convey nor imply any license under patent or other industrial or intellectual property rights.				

LIFE SUPPORT APPLICATIONS

These products are not designed for use in life support appliances, devices or systems where malfunction of these products can be reasonably expected to result in personal injury. Philips customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips for any damages resulting from such improper use or sale.