

**N - CHANNEL ENHANCEMENT MODE
POWER MOS TRANSISTORS**



TYPE	V _{DSS}	R _{DS(on)}	I _D
SGSP364	450 V	1.5 Ω	5 A
SGSP369	500 V	1.5 Ω	5 A

- HIGH SPEED SWITCHING APPLICATIONS
- HIGH VOLTAGE - FOR ELECTRONIC LAMP BALLAST
- ULTRA FAST SWITCHING
- EASY DRIVE - REDUCED COST AND SIZE

INDUSTRIAL APPLICATIONS:

- ELECTRONIC LAMP BALLAST
- DC SWITCH

N - channel enhancement mode POWER MOS field effect transistors. Easy drive and very fast switching times make these POWER MOS transistors ideal for high speed switching applications. Applications include DC switch, constant current source, ultrasonic equipment and electronic ballast for fluorescent lamps.


TO-220
**INTERNAL SCHEMATIC
DIAGRAM**

ABSOLUTE MAXIMUM RATINGS

		SGSP364	SGSP369
V _{DS}	Drain-source voltage (V _{GS} =0)	450	500
V _{DGR}	Drain-gate voltage (R _{GS} =20 kΩ)	450	500
V _{GS}	Gate-source voltage	±20	V
I _D	Drain current (cont.) at T _c =25°C	5	A
I _D	Drain current (cont.) at T _c =100°C	3	A
I _{DM (*)}	Drain current (pulsed)	20	A
I _{DLM (*)}	Drain inductive current, clamped	20	A
P _{tot}	Total dissipation at T _c <25°C	100	W
	Derating factor	0.8	W/°C
T _{stg}	Storage temperature	-65 to 150	°C
T _j	Max. operating junction temperature	150	°C

(*) Pulse width limited by safe operating area

THERMAL DATA

$R_{thj \text{ - case}}$	Thermal resistance junction-case	max	1.25	$^{\circ}\text{C/W}$
T_L	Maximum lead temperature for soldering purpose	275		$^{\circ}\text{C}$

ELECTRICAL CHARACTERISTICS ($T_{\text{case}} = 25^{\circ}\text{C}$ unless otherwise specified)

Parameters	Test Conditions	Min.	Typ.	Max.	Unit
------------	-----------------	------	------	------	------

OFF

$V_{(\text{BR}) \text{ DSS}}$	Drain-source breakdown voltage	$I_D = 250 \mu\text{A}$ for SGSP364 for SGSP369	$V_{GS} = 0$	450			V
I_{DSS}	Zero gate voltage drain current ($V_{GS} = 0$)	$V_{DS} = \text{Max Rating}$ $V_{DS} = \text{Max Rating} \times 0.8$	$T_c = 125^{\circ}\text{C}$		250	1000	μA
I_{GSS}	Gate-body leakage current ($V_{DS} = 0$)	$V_{GS} = \pm 20 \text{ V}$			± 100	nA	

ON (')

$V_{GS \text{ (th)}}$	Gate threshold voltage	$V_{DS} = V_{GS}$	$I_D = 250 \mu\text{A}$	2		4	V
$R_{DS \text{ (on)}}$	Static drain-source on resistance	$V_{GS} = 10 \text{ V}$ $I_D = 2.5 \text{ A}$ $V_{GS} = 10 \text{ V}$ $I_D = 2.5 \text{ A}$ $T_c = 100^{\circ}\text{C}$			1.5	3	Ω

DYNAMIC

g_{fs}	Forward transconductance	$V_{DS} = 25 \text{ V}$	$I_D = 2.5 \text{ A}$	3			mho
C_{iss} C_{oss} C_{rss}	Input capacitance Output capacitance Reverse transfer capacitance	$V_{DS} = 25 \text{ V}$ $V_{GS} = 0$	$f = 1 \text{ MHz}$	780	1000 200 130	1.5 3	pF pF pF

SWITCHING

$t_d \text{ (on)}$	Turn-on time	$V_{DD} = 250 \text{ V}$	$I_D = 2.5 \text{ A}$	20	30	ns
t_r	Rise time	$V_i = 10 \text{ V}$	$R_i = 4.7 \Omega$	30	40	ns
$t_d \text{ (off)}$	Turn-off delay time	(see test circuit)		85	110	ns
t_f	Fall time			25	35	ns

ELECTRICAL CHARACTERISTICS (Continued)

Parameters	Test Conditions	Min.	Typ.	Max.	Unit
------------	-----------------	------	------	------	------


SOURCE DRAIN DIODE

I_{SD}	Source-drain current			5	A
$I_{SDM} (\text{*)}$	Source-drain current (pulsed)			20	A
V_{SD}	Forward on voltage	$I_{SD} = 5 \text{ A}$	$V_{GS} = 0$	1.2	V
t_{rr}	Reverse recovery time	$I_{SD} = 5 \text{ A}$	$V_{GS} = 0$	470	ns


(*) Pulsed: Pulse duration = 300 μs , duty cycle 1.5%

(*) Pulse width limited by safe operating area


Safe operating areas




Thermal impedance




Derating curve




Output characteristics




Output characteristics




Transfer characteristics




Transconductance




Static drain-source on resistance




Gate charge vs gate-source voltage




Capacitance variation




Normalized gate threshold voltage vs temperature




Normalized breakdown voltage vs temperature




Normalized on resistance vs temperature




Source-drain diode forward characteristics




Switching times test circuit for resistive load



Switching time waveforms for resistive load




Clamped inductive load test circuit




$V_i = 12 \text{ V}$ - Pulse width: adjusted to obtain specified I_{DM} . $V_{clamp} = 0.75 V_{(BR)} \text{ DSS}$.

Clamped inductive waveforms



Gate charge test circuit



PW adjusted to obtain required V_G

Body-drain diode t_{rr} measurement
Jedec test circuit