

**N - CHANNEL ENHANCEMENT MODE
POWER MOS TRANSISTORS**



TYPE	V _{DSS}	R _{DS(on)}	I _D
SGSP574	450 V	0.7 Ω	9 A
SGSP575	400 V	0.55 Ω	10 A

- HIGH SPEED SWITCHING APPLICATIONS
- HIGH VOLTAGE - FOR OFF-LINE SMPS
- HIGH CURRENT - FOR SMPS UPTO 350W
- ULTRA FAST SWITCHING - FOR OPERATION AT > 100kHz
- EASY DRIVE FOR REDUCED SIZE AND COST

INDUSTRIAL APPLICATIONS:

- SWITCHING MODE POWER SUPPLIES
- MOTOR CONTROLS

N - channel enhancement mode POWER MOS field effect transistors. Fast switching and easy drive make these POWER MOS transistors ideal for high voltage switching applications. These applications include electronic welders, switched mode power supplies and sonar equipment.


TO-3
**INTERNAL SCHEMATIC
DIAGRAM**

ABSOLUTE MAXIMUM RATINGS

		SGSP574	SGSP575	
V _{DS}	Drain-source voltage (V _{GS} = 0)	450	400	V
V _{DGR}	Drain-gate voltage (R _{GS} = 20 kΩ)	450	400	V
V _{GS}	Gate-source voltage		±20	V
I _D	Drain current (cont.) at T _c = 25°C	9	10	A
I _D	Drain current (cont.) at T _c = 100°C	5.6	6.3	A
I _{DM} (*)	Drain current (pulsed)	40	40	A
I _{DLM} (*)	Drain inductive current, clamped	40	40	A
P _{tot}	Total dissipation at T _c < 25°C	150		W
	Derating factor	1.2		W/°C
T _{stg}	Storage temperature		-65 to 150	°C
T _j	Max. operating junction temperature	150		°C

(*) Pulse width limited by safe operating area

THERMAL DATA

$R_{thj} - case$	Thermal resistance junction-case	max	0.83	$^{\circ}C/W$
T_L	Maximum lead temperature for soldering purpose		275	$^{\circ}C$

ELECTRICAL CHARACTERISTICS ($T_{case} = 25^{\circ}C$ unless otherwise specified)

Parameters	Test Conditions	Min.	Typ.	Max.	Unit
------------	-----------------	------	------	------	------

OFF

$V_{(BR) DSS}$	Drain-source breakdown voltage	$I_D = 250 \mu A$ for SGSP574 for SGSP575	$V_{GS} = 0$	450			V
I_{DSS}	Zero gate voltage drain current ($V_{GS} = 0$)	$V_{DS} = \text{Max Rating}$ $V_{DS} = \text{Max Rating} \times 0.8$	$T_c = 125^{\circ}C$		250	1000	μA
I_{GSS}	Gate-body leakage current ($V_{DS} = 0$)	$V_{GS} = \pm 20 V$			± 100	nA	

ON (*)

$V_{GS(\text{th})}$	Gate threshold voltage	$V_{DS} = V_{GS}$	$I_D = 250 \mu A$	2		4	V
$R_{DS(on)}$	Static drain-source on resistance	$V_{GS} = 10 V$ $I_D = 4.5 A$ for SGSP574 $I_D = 5 A$ for SGSP575 $V_{GS} = 10 V$ $T_c = 100^{\circ}C$ $I_D = 4.5 A$ for SGSP574 $I_D = 5 A$ for SGSP575			0.7	Ω	
					0.55	Ω	
					1.4	Ω	
					1.1	Ω	

DYNAMIC

g_{fs}	Forward transconductance	$V_{DS} = 25 V$	$I_D = 5 A$	6			mho
C_{iss} C_{oss} C_{rss}	Input capacitance Output capacitance Reverse transfer capacitance	$V_{DS} = 25 V$ $V_{GS} = 0$	$f = 1 MHz$		1600	2100	pF
					390	260	pF

SWITCHING

$t_d(\text{on})$ t_r	Turn-on time Rise time	$V_{DD} = 225 V$ $V_i = 10 V$	$I_D = 5 A$ $R_i = 4.7 \Omega$	30	40	ns
$t_d(\text{off})$ t_f	Turn-off delay time Fall time	(see test circuit)		45	60	ns
		(see test circuit)		125	165	ns
		(see test circuit)		30	40	ns

ELECTRICAL CHARACTERISTICS (Continued)

Parameters	Test Conditions	Min.	Typ.	Max.	Unit
------------	-----------------	------	------	------	------


SOURCE DRAIN DIODE

I _{SD}	Source-drain current for SGSP574 for SGSP575			9 10 40	A
I _{SDM} (*)	Source-drain current (pulsed)				
V _{SD}	Forward on voltage	V _{GS} = 0 I _{SD} = 9 A for SGSP574 I _{SD} = 10 A for SGSP575		1.2 1.2	V V
t _{rr}	Reverse recovery time	I _{SD} = 10 A V _{GS} = 0 di/dt = 100 A/μs	420		ns


(*) Pulsed: Pulse duration = 300 μs, duty cycle 1.5%

(*) Pulse width limited by safe operating area


Safe operating areas




Thermal impedance




Derating curve




Output characteristics




Output characteristics




Transfer characteristics




Transconductance




Static drain-source on resistance




Gate charge vs gate-source voltage




Capacitance variation




Normalized gate threshold voltage vs temperature




Normalized breakdown voltage vs temperature




Normalized on resistance vs temperature




Source-drain diode forward characteristics




Switching times test circuit for resistive load



Switching time waveforms for resistive load




Clamped inductive load test circuit




$V_i = 12 \text{ V}$ - Pulse width: adjusted to obtain specified I_{DM} . $V_{\text{clamp}} = 0.75 V_{(\text{BR}) \text{ DSS}}$.

Clamped inductive waveforms



Gate charge test circuit



PW adjusted to obtain required V_G

Body-drain diode t_{rr} measurement
Jedec test circuit