



## N-Channel Enhancement-Mode Vertical DMOS FETs

### Ordering Information

$BV_{DSS} /$ $BV_{DGS}$	$R_{DS(ON)}$ (max)	$V_{GS(th)}$ (max)	Order Number / Package
			TO-236AB*
240V	15 $\Omega$	2.0V	TN2124K1

Product marking for SOT-23:

N1C\*

where \* = 2-week alpha date code

\*Same as SOT-23. All units shipped on 3,000 piece carrier tape reels.

### Features

- ☐ Free from secondary breakdown
- ☐ Low power drive requirement
- ☐ Ease of paralleling
- ☐ Low  $C_{iss}$  and fast switching speeds
- ☐ Excellent thermal stability
- ☐ Integral Source-Drain diode
- ☐ High input impedance and high gain
- ☐ Complementary N- and P-channel devices

### Applications

- ☐ Logic level interfaces – ideal for TTL and CMOS
- ☐ Solid state relays
- ☐ Battery operated systems
- ☐ Photo voltaic drives
- ☐ Analog switches
- ☐ General purpose line drivers
- ☐ Telecom switches

### Absolute Maximum Ratings

Drain-to-Source Voltage	$BV_{DSS}$
Drain-to-Gate Voltage	$BV_{DGS}$
Gate-to-Source Voltage	$\pm 20V$
Operating and Storage Temperature	-55°C to +150°C
Soldering Temperature*	300°C


\* Distance of 1.6 mm from case for 10 seconds.

### Advanced DMOS Technology

These enhancement-mode (normally-off) transistors utilize a vertical DMOS structure and Supertex's well-proven silicon-gate manufacturing process. This combination produces devices with the power handling capabilities of bipolar transistors and with the high input impedance and positive temperature coefficient inherent in MOS devices. Characteristic of all MOS structures, these devices are free from thermal runaway and thermally-induced secondary breakdown.

Supertex vertical DMOS FETs are ideally suited to a wide range of switching and amplifying applications where high breakdown voltage, high input impedance, low input capacitance, and fast switching speeds are desired.

### Package Options



TO-236AB  
(SOT-23)  
top view

Note: See Package Outline section for dimensions.

## Thermal Characteristics

Package	$I_D$ (continuous)*	$I_D$ (pulsed)	Power Dissipation @ $T_A = 25^\circ\text{C}$	$\theta_{jc}$ $^\circ\text{C/W}$	$\theta_{ja}$ $^\circ\text{C/W}$	$I_{DR}^*$	$I_{DRM}$
TO-236AB	134mA	250mA	0.36W	200	350	134mA	250mA

\*  $I_D$  (continuous) is limited by max rated  $T_j$ .


## Electrical Characteristics (@ $25^\circ\text{C}$ unless otherwise specified)

Symbol	Parameter	Min	Typ	Max	Unit	Conditions
$BV_{DSS}$	Drain-to-Source Breakdown Voltage	240			V	$I_D = 1\text{mA}$ , $V_{GS} = 0\text{V}$
$V_{GS(th)}$	Gate Threshold Voltage	0.8		2.0	V	$V_{GS} = V_{DS}$ , $I_D = 1\text{mA}$
$\Delta V_{GS(th)}$	Change in $V_{GS(th)}$ with Temperature			-5.5	mV/ $^\circ\text{C}$	$I_D = 1\text{mA}$ , $V_{GS} = V_{DS}$
$I_{GSS}$	Gate Body Leakage		0.1	100	nA	$V_{GS} = \pm 20\text{V}$ , $V_{DS} = 0\text{V}$
$I_{DSS}$	Zero Gate Voltage Drain Current			1	$\mu\text{A}$	$V_{GS} = 0\text{V}$ , $V_{DS} = \text{Max Rating}$
				100	$\mu\text{A}$	$V_{GS} = 0\text{V}$ , $V_{DS} = 0.8 \text{ Max Rating}$ $T_A = 125^\circ\text{C}$
$I_{D(ON)}$	ON-State Drain Current	140			mA	$V_{GS} = 4.5\text{V}$ , $V_{DS} = 25\text{V}$
$R_{DS(ON)}$	Static Drain-to-Source ON-State Resistance			30	$\Omega$	$V_{GS} = 3\text{V}$ , $I_D = 25\text{mA}$
				15	$\Omega$	$V_{GS} = 4.5\text{V}$ , $I_D = 120\text{mA}$
$\Delta R_{DS(ON)}$	Change in $R_{DS(ON)}$ with Temperature		0.7	1.0	%/ $^\circ\text{C}$	$I_D = 120\text{mA}$ , $V_{GS} = 4.5\text{V}$
$G_{FS}$	Forward Transconductance	100	170		$\text{m}^{\overline{\text{S}}}$	$V_{DS} = 25\text{V}$ , $I_D = 120\text{mA}$
$C_{ISS}$	Input Capacitance		38	50	pF	$V_{GS} = 0\text{V}$ , $V_{DS} = 25\text{V}$ , $f = 1\text{MHz}$
$C_{OSS}$	Common Source Output Capacitance		9	15		
$C_{RSS}$	Reverse Transfer Capacitance		3	5		
$t_{d(ON)}$	Turn-ON Delay Time		4	7	ns	$V_{DD} = 25\text{V}$ $I_D = 140\text{mA}$ $R_{GEN} = 25\Omega$
$t_r$	Rise Time		2	5		
$t_{d(OFF)}$	Turn-OFF Delay Time		7	10		
$t_f$	Fall Time		9	12		
$V_{SD}$	Diode Forward Voltage Drop			1.8	V	$I_{SD} = 120\text{mA}$ , $V_{GS} = 0\text{V}$
$t_{rr}$	Reverse Recovery Time		400		ns	$I_{SD} = 120\text{mA}$ , $V_{GS} = 0\text{V}$

### Notes:


- 1.All D.C. parameters 100% tested at  $25^\circ\text{C}$  unless otherwise stated. (Pulse test:  $300\mu\text{s}$  pulse, 2% duty cycle.)
- 2.All A.C. parameters sample tested.

## Switching Waveforms and Test Circuit




# Typical Performance Curves


Output Characteristics




Saturation Characteristics




Transconductance vs. Drain Current




Power Dissipation vs. Temperature



Maximum Rated Safe Operating Area




Thermal Response Characteristics




# Typical Performance Curves


## $BV_{DSS}$ Variation with Temperature




## On-Resistance vs. Drain Current




## Transfer Characteristics



## $V_{TH}$ and $R_{DS}$ Variation with Temperature



## Capacitance vs. Drain-to-Source Voltage



## Gate Drive Dynamic Characteristics

