# Supertex inc.



**Ordering Information** 

BV <sub>DSS</sub> /	R <sub>DS(ON)</sub>	I <sub>D(ON)</sub>	Order Numb	er Number / Package		
BV <sub>DGS</sub>	(max)	(min)	TO-243AA*	Die**		
350V	6.0Ω	1.0A	TN2435N8	TN2435NW		

Product marking for TO-243AA:					
TN4D*					
where * = 2-week alpha date code					

#### **Features**

- High input impedance
- Low input capacitance
- Fast switching speeds
- ☐ Free from secondary breakdown
- Low input and output leakage
- Complementary N- and P-channel devices

#### **Applications**

- Logic level interfaces
- Solid state relays
- Power Management
- Analog switches
- Ringers
- Telecom switches

### **Absolute Maximum Ratings**

Drain-to-Source Voltage	BV <sub>DSS</sub>
Drain-to-Gate Voltage	$BV_{DGS}$
Gate-to-Source Voltage	± 20V
Operating and Storage Temperature	-55°C to +150°C
Soldering Temperature*	300°C


<sup>\*</sup> Distance of 1.6 mm from case for 10 seconds.

## Low Threshold DMOS Technology

These low threshold enhancement-mode (normally-off) transistors utilize a vertical DMOS structure and Supertex's well-proven silicon-gate manufacturing process. This combination produces devices with the power handling capabilities of bipolar transistors and with the high input impedance and positive temperature coefficient inherent in MOS devices. Characteristic of all MOS structures, these devices are free from thermal runaway and thermally induced secondary breakdown.

Supertex vertical DMOS FETs are ideally suited to a wide range of switching and amplifying applications where very low threshold voltage, high breakdown voltage, high input impedance, low input capacitance, and fast switching speeds are desired.

### **Package Option**



Same as SOT-89. Product supplied on 2000 piece carrier tape reels.

<sup>\*\*</sup> Die in wafer form.

## **Thermal Characteristics**

Package	I <sub>D</sub> (continuous)*	I <sub>D</sub> (pulsed)	Power Dissipation @ T <sub>A</sub> = 25°C	$ heta_{ extsf{jc}}$ $^{\circ}$ C/W	θ <sub>ja</sub> °C/W	I <sub>DR</sub> *	I <sub>DRM</sub>
TO-243AA	365mA	1.8A	1.6W <sup>†</sup>	15	78 <sup>†</sup>	365mA	1.8A


 $<sup>^{\</sup>star}$  I<sub>n</sub> (continuous) is limited by max rated T<sub>j</sub>.


# Electrical Characteristics (@ 25°C unless otherwise specified)

Symbol	Parameter	Min	Тур	Max	Unit	Conditions	
BV <sub>DSS</sub>	Drain-to-Source Breakdown Voltage	350			V	$V_{GS} = 0V, I_D = 250\mu A$	
V <sub>GS(th)</sub>	Gate Threshold Voltage	0.8			V	$V_{GS} = V_{DS}$ , $I_D = 1.0 \text{mA}$	
$\Delta V_{GS(th)}$	Change in V <sub>GS(th)</sub> with Temperature			-5.5	mV/°C	$V_{GS} = V_{DS}$ , $I_D = 1.0 \text{mA}$	
I <sub>GSS</sub>	Gate Body Leakage			100	nA	$V_{GS} = \pm 20V, V_{DS} = 0V$	
I <sub>DSS</sub>	Zero Gate Voltage Drain Current			10	μΑ	V <sub>GS</sub> = 0V, V <sub>DS</sub> = Max Rating	
				1.0	mA	$V_{GS} = 0V$ , $V_{DS} = 0.8$ Max Rating $T_A = 125$ °C	
I <sub>D(ON)</sub>	ON-State Drain Current	0.5				$V_{GS} = 4.5V, V_{DS} = 25V$	
2(0.1)		1.0			Α	$V_{GS} = 10V, V_{DS} = 25V$	
R <sub>DS(ON)</sub>	Static Drain-to Source ON-State			15.0		$V_{GS} = 3.0V, I_D = 150mA$	
,	Resistance			10.0	Ω	$V_{GS} = 4.5V, I_D = 250mA$	
				6.0		$V_{GS} = 10V, I_D = 750mA$	
$\Delta R_{DS(ON)}$	Change in R <sub>DS(ON)</sub> with Temperature			1.7	%/°C	$V_{GS} = 10V, I_D = 750mA$	
G <sub>FS</sub>	Forward Transconductance	125			m&	$V_{DS} = 25V, I_D = 350mA$	
C <sub>ISS</sub>	Input Capacitance		125	200		V 9V V 95V	
C <sub>oss</sub>	Common Source Output Capacitance		25	70	pF	$V_{GS} = 0V, V_{DS} = 25V$ f = 1.0MHz	
C <sub>RSS</sub>	Reverse Transfer Capacitance		8	25		1 – 1.0WH12	
t <sub>d(ON)</sub>	Turn-ON Delay Time		5	20		V 05V	
t <sub>r</sub>	Rise Time		10	20	ns	$V_{DD} = 25V,$ $I_{D} = 750\text{mA}$ $R_{GEN} = 25\Omega$	
t <sub>d(OFF)</sub>	Turn-OFF Delay Time		28	40			
t <sub>f</sub>	Fall Time		10	30			
$V_{SD}$	Diode Forward Voltage Drop			1.5	V	$V_{GS} = 0V, I_{SD} = 750mA$	
t <sub>rr</sub>	Reverse Recovery Time		300		ns	$V_{GS} = 0V, I_{SD} = 750mA$	

#### Notes:

# **Switching Waveforms and Test Circuit**







 $<sup>^{\</sup>dagger}$  Mounted on FR5 board, 25mm x 25mm x 1.57mm. Significant  $P_{\scriptscriptstyle D}$  increase possible on ceramic substrate.


 $<sup>1.</sup> All\ D.C.\ parameters\ 100\%\ tested\ at\ 25^{\circ}C\ unless\ otherwise\ stated.\ (Pulse\ test:\ 300\mu s\ pulse,\ 2\%\ duty\ cycle.)$ 


<sup>2.</sup>All A.C. parameters sample tested.


# **Typical Performance Curves**

















# **Typical Performance Curves**






On Resistance vs. Drain Current









ID (Amperes)

#### Capacitance vs. Drain Source Voltage





T<sub>J</sub> (°C)

0

R<sub>DS(ON)</sub> @ 10V, 0.75A


50

100

0.6

0.4

-50



11/12/01

8.0

0.4

150