# Supertex inc.

# P-Channel Enhancement-Mode Vertical DMOS FETs

#### **Ordering Information**

BV <sub>DSS</sub> /	R <sub>DS(ON)</sub>	V <sub>GS(th)</sub>	I <sub>D(ON)</sub>	Order Number / Package	
BV <sub>DGS</sub>	(max)	(max)	(min)	TO-243AA*	Die
-240V	8.0Ω	-2.4V	-800mA	TP2424N8	TP2424ND

\* Same as SOT-89. Product supplied on 2000 piece carrier tape reels.

#### Features

- Low threshold
- High input impedance
- Low input capacitance
- □ Fast switching speeds
- □ Free from secondary breakdown
- Low input and output leakage
- □ Complementary N- and P-channel devices

# Applications

- □ Logic level interfaces ideal for TTL and CMOS
- Solid state relays
- Linear Amplifiers
- Power Management
- Analog switches
- Telecom switches

#### **Absolute Maximum Ratings**

Drain-to-Source Voltage	BV <sub>DSS</sub>
Drain-to-Gate Voltage	BV <sub>DGS</sub>
Gate-to-Source Voltage	± 20V
Operating and Storage Temperature	-55°C to +150°C
Soldering Temperature*	300°C

\* Distance of 1.6 mm from case for 10 seconds.



# Low Threshold DMOS Technology

These low threshold enhancement-mode (normally-off) power transistors utilize a vertical DMOS structure and Supertex's wellproven silicon-gate manufacturing process. This combination produces devices with the power handling capabilities of bipolar transistors and with the high input impedance and positive temperature coefficient inherent in MOS devices. Characteristic of all MOS structures, these devices are free from thermal runaway and thermally induced secondary breakdown.

Supertex's vertical DMOS FETs are ideally suited to a wide range of switching and amplifying applications where very low threshold voltage, high breakdown voltage, high input impedance, low input capacitance, and fast switching speeds are desired.

# **Package Option**



#### 11/12/01

Supertex Inc. does not recommend the use of its products in life support applications and will not knowingly sell its products for use in such applications unless it receives an adequate "products liability indemnification insurance agreement." Supertex does not assume responsibility for use of devices described and limits its liability to the replacement of devices determined to be defective due to workmanship. No responsibility is assumed for possible omissions or inaccuracies. Circuitry and specifications are subject to change without notice. For the latest product specifications, refer to the Supertex website: http://www.supertex.com. For complete liability information on all Supertex products, refer to the most current databook or to the Legal/Disclaimer page on the Supertex website.

# **Thermal Characteristics**

Package	I <sub>D</sub> (continuous)*	I <sub>D</sub> (pulsed)	Power Dissipation @ T <sub>A</sub> = 25°C	θ <sub>jc</sub> °C/W	θ <sub>ja</sub> °C/W	I <sub>DR</sub> *	I <sub>DRM</sub>	
TO-243AA	-316mA	-1.9A	1.6W <sup>†</sup>	15	78†	-316mA	-1.9A	

\*  $I_{D}$  (continuous) is limited by max rated  $T_{i}$ .

<sup>†</sup> Mounted on FR5 board, 25mm x 25mm x 1.57mm. Significant P<sub>p</sub> increase possible on ceramic substrate.

#### Electrical Characteristics (@ 25°C unless otherwise specified)

Symbol	Parameter	Min	Тур	Max	Unit	Conditions	
$BV_{DSS}$	SS Drain-to-Source Breakdown Voltage				v	$V_{GS} = 0V$ , $I_D = -250\mu A$	
V <sub>GS(th)</sub>	Gate Threshold Voltage	-1.0		-2.4	V	$V_{GS} = V_{DS}, I_{D} = -1.0 \text{mA}$	
$\Delta V_{GS(th)}$	Change in $V_{GS(th)}$ with Temperature			4.5	mV/°C	$V_{GS} = V_{DS}, I_{D} = -1.0 \text{mA}$	
I <sub>GSS</sub>	Gate Body Leakage			-100	nA	$V_{GS} = \pm 20V, V_{DS} = 0V$	
I <sub>DSS</sub>	Zero Gate Voltage Drain Current			-10.0	μΑ	$V_{GS} = 0V, V_{DS} = Max Rating$	
				-1.0	mA	$V_{GS} = 0V, V_{DS} = 0.8$ Max Rating $T_A = 125^{\circ}C$	
I <sub>D(ON)</sub>	ON-State Drain Current	-0.3			Α	$V_{GS} = -4.5V, V_{DS} = -25V$	
		-0.8				V <sub>GS</sub> = -10V, V <sub>DS</sub> = -25V	
R <sub>DS(ON)</sub>	Static Drain-to-Source			10.0	Ω	$V_{GS} = -4.5V, I_{D} = -150mA$	
	ON-State Resistance			8.0		$V_{GS} = -10V, I_{D} = -500mA$	
$\Delta R_{DS(ON)}$	Change in R <sub>DS(ON)</sub> with Temperature			0.75	%/°C	V <sub>GS</sub> = -10V, I <sub>D</sub> = -500mA	
G <sub>FS</sub>	Forward Transconductance	150			mប	$V_{DS} = -25V, I_{D} = -200mA$	
C <sub>ISS</sub>	Input Capacitance			200		V <sub>GS</sub> = 0V, V <sub>DS</sub> = -25V	
C <sub>OSS</sub>	S Common Source Output Capacitance			100	pF	$v_{GS} = 0v, v_{DS} = -25v$ f = 1.0 MHz	
C <sub>RSS</sub>	Reverse Transfer Capacitance			40		-	
t <sub>d(ON)</sub>	Turn-ON Delay Time			20		)/ OF)/	
t <sub>r</sub>	Rise Time			30		V <sub>DD</sub> = -25V, I <sub>D</sub> = -250mA,	
t <sub>d(OFF)</sub>	DFF) Turn-OFF Delay Time			35	ns	$R_{GEN} = 25\Omega$	
t <sub>f</sub>	Fall Time			25		<u></u> .	
V <sub>SD</sub>	Diode Forward Voltage Drop			-1.5	V	$V_{GS} = 0V, I_{SD} = -500mA$	
t <sub>rr</sub>	Reverse Recovery Time		300		ns	V <sub>GS</sub> = 0V, I <sub>SD</sub> = -500mA	

#### Notes:

1.All D.C. parameters 100% tested at 25°C unless otherwise stated. (Pulse test: 300µs pulse, 2% duty cycle.) 2.All A.C. parameters sample tested.

# **Switching Waveforms and Test Circuit**





1235 Bordeaux Drive, Sunnyvale, CA 94089 TEL: (408) 744-0100 • FAX: (408) 222-4895 www.supertex.com