



N-Channel Enhancement-Mode Vertical DMOS FET

Features

- Free from secondary breakdown
- Low power drive requirement
- Ease of paralleling
- Low C_{iss} and fast switching speeds
- Excellent thermal stability
- Integral source-drain diode
- High input impedance and high gain

Applications

- Motor controls
- Converters
- Amplifiers
- Switches
- Power supply circuits
- Drivers (relays, hammers, solenoids, lamps, memories, displays, bipolar transistors, etc.)

Ordering Information

Device	Package	Wafer / Die Options		
		NW (Die in wafer form)	NJ (Die on adhesive tape)	ND (Die in waffle pack)
VN0109	VN0109N3-	VN1509NW	VN1509NJ	VN1509ND

Product Summary

BV_{DSS}/BV_{DGS} (V)	$R_{DS(ON)}$ (max) (Ω)	$I_{D(ON)}$ (min) (A)
90	3.0	2.0

Pin Configuration




Absolute Maximum Ratings

Parameter	Value
Drain-to-source voltage	BV_{DSS}
Drain-to-gate voltage	BV_{DGS}
Gate-to-source voltage	$\pm 20V$
Operating and storage temperature	-55°C to +150°C

GATE
TO-92 (N3)

NJ Semi-Conductors reserves the right to change test conditions, parameter limits and package dimensions without notice. Information furnished by NJ Semi-Conductors is believed to be both accurate and reliable at the time of going to press. However, NJ Semi-Conductors assumes no responsibility for any errors or omissions discovered in its use. NJ Semi-Conductors encourages customers to verify that datasheets are current before placing orders.



Thermal Characteristics

Package	I_D (continuous) ^t (mA)	I_D (pulsed) (A)	Power Dissipation @ $T_c = 25^\circ\text{C}$ (W)	θ_{jc} ($^\circ\text{C}/\text{W}$)	θ_{ja} ($^\circ\text{C}/\text{W}$)	I_{DR}^t (mA)	I_{DRM} (A)
TO-92	350	2.0	1.0	125	170	350	2.0

Notes:

^t I_D (continuous) is limited by max rated T_j .

Electrical Characteristics ($T_A = 25^\circ\text{C}$ unless otherwise specified)

Sym	Parameter	Min	Typ	Max	Units	Conditions
BV_{DSS}	Drain-to-source breakdown voltage	90	-	-	V	$V_{GS} = 0\text{V}$, $I_D = 1.0\text{mA}$
$V_{GS(th)}$	Gate threshold voltage	0.8	-	2.4	V	$V_{GS} = V_{DS}$, $I_D = 1.0\text{mA}$
$\Delta V_{GS(th)}$	Change in $V_{GS(th)}$ with temperature	-	-3.8	-5.5	mV/ $^\circ\text{C}$	$V_{GS} = V_{DS}$, $I_D = 1.0\text{mA}$
I_{GSS}	Gate body leakage	-	-	100	nA	$V_{GS} = \pm 20\text{V}$, $V_{DS} = 0\text{V}$
I_{DSS}	Zero gate voltage drain current	-	-	1.0	μA	$V_{GS} = 0\text{V}$, V_{DS} = Max Rating
		-	-	100		$V_{DS} = 0.8$ Max Rating, $V_{GS} = 0\text{V}$, $T_A = 125^\circ\text{C}$
$I_{D(ON)}$	On-state drain current	0.5	1.0	-	A	$V_{GS} = 5.0\text{V}$, $V_{DS} = 25\text{V}$
		2.0	2.5	-		$V_{GS} = 10\text{V}$, $V_{DS} = 25\text{V}$
$R_{DS(ON)}$	Static drain-to-source on-state resistance	-	3.0	5.0	Ω	$V_{GS} = 5.0\text{V}$, $I_D = 250\text{mA}$
		-	2.5	3.0		$V_{GS} = 10\text{V}$, $I_D = 1.0\text{A}$
$\Delta R_{DS(ON)}$	Change in $R_{DS(ON)}$ with temperature	-	0.70	1.0	%/ $^\circ\text{C}$	$V_{GS} = 10\text{V}$, $I_D = 1.0\text{A}$
G_{FS}	Forward transductance	300	450	-	mmho	$V_{DS} = 25\text{V}$, $I_D = 500\text{mA}$
C_{ISS}	Input capacitance	-	55	65	pF	$V_{GS} = 0\text{V}$, $V_{DS} = 25\text{V}$, $f = 1.0\text{MHz}$
C_{OSS}	Common source output capacitance	-	20	25		
C_{RSS}	Reverse transfer capacitance	-	5.0	8.0		
$t_{d(ON)}$	Turn-on delay time	-	3.0	5.0	ns	$V_{DD} = 25\text{V}$, $I_D = 1.0\text{A}$, $R_{GEN} = 25\Omega$
t_r	Rise time	-	5.0	8.0		
$t_{d(OFF)}$	Turn-off delay time	-	6.0	9.0		
t_f	Fall time	-	5.0	8.0		
V_{SD}	Diode forward voltage drop	-	1.2	1.8	V	$V_{GS} = 0\text{V}$, $I_{SD} = 1.0\text{A}$
t_{rr}	Reverse recovery time	-	400	-	ns	$V_{GS} = 0\text{V}$, $I_{SD} = 1.0\text{A}$

Notes:

- All D.C. parameters 100% tested at 25°C unless otherwise stated. (Pulse test: 300 μs pulse, 2% duty cycle.)
- All A.C. parameters sample tested.

Switching Waveforms and Test Circuit

